Infineon Technologies PSoC4100S ARM® Cortex®-M0プログラマブルSoC
Cypress Semiconductor PSoC4100S ARM® Cortex®-M0プログラマブルSoCは、プログラマブル埋込システムコントローラの、スケーラブルかつ再構成可能なプラットフォームアーキテクチャです。 PSoC4100Sには、柔軟性に富んだ自動ルーティング機能があるアナログおよびデジタルブロックが組み合わされています。 PSoC4100Sには、標準的な通信およびタイミングペリフェラルが備わったマイクロコントローラが組み合わされています。 また、静電容量式タッチ検知システム(CapSense)、プログラマブル汎用連続時間とスイッチトキャパシタアナログブロック、プログラマブル接続性が組み合わされています。 PSoC4100Sは、新しいアプリケーションおよび設計ニーズに対応するPSoC 4プラットフォームのメンバーとの上位互換性があります。特徴
- 32-bit MCU Subsystem
- 48MHz Arm Cortex-M0+ CPU
- Up to 64KB of flash with read accelerator
- Up to 8KB of SRAM
- Programmable analog
- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive, comparator modes, and ADC input buffering capability
12-bit 1Msps SAR ADC with differential and single-ended modes, and channel Sequencer with signal averaging - Single-slope 10-bit ADC function provided by a capacitance sensing block
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep low-power mode
- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive, comparator modes, and ADC input buffering capability
- Programmable digital
- Programmable logic blocks allow Boolean operations to be performed on port inputs and outputs
- Low-power 1.71V to 5.5V operation
- Deep sleep mode with operational analog and 2.5µA digital system current
- Capacitive sensing
- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense™)
- LCD Drive capability
- LCD segment drive capability on GPIOs
- Serial communication
- Three independent run-time reconfigurable Serial Communication Blocks (SCBs) with reconfigurable I2C, SPI, or UART functionality
- Timing and pulse-width modulation
- Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
- Up to 36 programmable GPIO pins
- 48-pin TQFP, 44-TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages
- Any GPIO pin can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable
- PSOC Creator Design Environment
- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Application Programming Interface (API) component for all fixed-function and programmable peripherals
- Industry-standard tool Compatibility
- After schematic entry, development can be done with Arm-based industry-standard development tools
ビデオ
Block Diagram
公開: 2017-01-17
| 更新済み: 2025-08-19
